ModelSim Designer - the object of ModelSim® Designer is to make your FPGA design and verification flow as painless as possible. The following application notes provide a brief introduction about how to use ModelSim® Designer in your FPGA Vendors design flow. It takes you from creation through simulation, synthesis, place-and-route and finally post place-and-route gate-level simulation. The tool is intuitive enough that you should only require these application notes as a guide to get up and running.
Using ModelSim® Designer 6.1 with Actel Designer or Libero IDE software.
Using ModelSim® Designer 6.1 with Xilinx ISE software.
To increase simulation speed, ModelSim® can apply a variety of optimizations to your design. These include, but are not limited to, mergingprocesses, pulling constants out of loops, clock suppression, and signal collapsing. You control the level of optimization by specifying certain switches when you invoke the compiler.
Provides a brief introduction about how to use ModelSim® Designer in your Lattice design flow.
Terms and Conditions | Privacy Policy | Contact Us | 1-800-547-3000 © Mentor Graphics Corp. All rights reserved.
