Thank you for subscribing to the Informant, the newsletter that focuses on bringing you technical information on Simulation products from Mentor Graphics®. You can update your preferences at anytime at the Informant site by specifying your email address and your password.

Next Generation in Verification Luncheon. Meet Star Fleet officers Brent Spiner (Commander Data) and Marina Sirtis (Counselor Deanna Troi).

San Diego, CA - June 5th
12:00 - 2:00 (plated lunch)
Convention Center - Room 29A/B/C/D

Join us for a lunch time voyage on the starship Questa and hear about the Next Generation in Verification Methodology, Solutions and Standards. Attendees at the lunch can enter to win the exclusive DAC dinner with guest Star Fleet officers.

Our mission: To explore advanced new technologies...
To seek out new tools and new methodologies...
To boldly go where no EDA vendor has gone before...

Learn more and register.

---

Mentor at DAC - Booth #3676

San Diego, CA - June 4th - 7th

• Functional Verification - 12 Sessions
• DFM/IC Nanometer Design - 15 Sessions
• Electronic System Level Design - 12 Sessions
• FPGA/PCB - 8 Sessions

Learn more and register.

---

Using SystemC and SystemVerilog together in an Advanced Verification Methodology (AVM) Lunch Workshop

San Diego, CA - June 4th
12:00 - 2:00 (lunch included)
Convention Center - Room 27A

This workshop will discuss functional verification methodologies as exemplified by Mentor Graphics' Advanced Verification Methodology (AVM). Assertion Based Verification, Coverage Driven Verification, Test Bench Automation, and Transaction Level Modelling will be introduced and positioned within the context of the verification flow. The workshop will illustrate how the underlying language mechanisms of SystemVerilog and SystemC get harnessed to create a unified verification methodology.

Learn more and register for this workshop.

---

DAC Unified Power Format (UPF) Booth #7860 and Cocktail Networking Event

Come hear expert presentations discussing the Accellera standard for Low Power Design and see the latest product demos from Mentor Graphics, Magma and Synopsys. Attend the cocktail networking event Monday June 4th from 4:00 - 6:00 in the booth and get your Free Low Power Flashlight!

Learn more about the UPF Standard.

---

Seminar at DAC - IP-XACT™ Specification Enables Rapid, Reliable FPGA and Processor-based Design

San Diego, CA - June 5th
7:30 - 9:00 (breakfast provided)
Convention Center - Room 26A/B

Join ARM and Mentor Graphics as they present this tool flow using the new ARM Cortex-M1 processor as the basis of an example system.

Learn more and sign up.

---

Additional Events at DAC

OSCI TECHNICAL SYMPOSIUM AND LUNCH at DAC

June 4, 2007, 12:00 - 2:00 pm (lunch service starts at 11:45 am)
Room: 33 A-C, San Diego Convention Center

Learn more and register.

7th NASCUG MEETING at DAC

June 4, 2007, 2:00 - 6:00 pm (reception starts at 5:00 pm)
Room: 33 A-C, San Diego Convention Center
Learn more at the NASCUG site.

Register for the meeting.

---

ModelSim/Questa 6.3 Update & AVM Intro Seminar

Yverdon, Switzerland - June 27th
Zurich, Switzerland - June 28th

This half day seminar covers the latest developments around our verification solution which includes ModelSim, Questa, Power Aware Verification and the AVM (Advanced Verification Methodology).

We will present the latest additions to Questa/ModelSim (including Power Aware Verification) and introduce you to our Advanced Verification Methodology. Come and hear how these latest developments can help getting your designs verified and delivered on time and with the quality you expect.

Learn more and register.

---

Next Generation in Verification Seminar

Bangalore, India - June 22nd
Hyderabad, India - June 26th
Noida, India - June 29th

This seminar will focus on the productivity and predictability these technologies and capabilities provide with the Advanced Verification Methodology (AVM) and Questa including additional targeted sessions on Formal Verification, CDC, and Low Power.

Learn more and sign up.

---

Electronic Designer Forum

Bucharest, Romania - June 5th

We invite you to our Electronic Designer Forums, a series of unique events which focus on various topics in the area of electronic design.
The following topics will be covered:

• FPGA
• PCB
• Analog Mixed Signal Design
• Functional Verification

Learn more and sign up.

---

FPGA Workshop Series in San Jose

• SystemVerilog for FPGA Designers
• Prototyping: Easing the Transition from ASIC to FPGA Design
• 7 Habits of Successful FPGA Design

Request your seat today.

---

EDA Tech Forum

Munich, Germany - June 14th
Wantage, United Kingdom - June 19th
Warsaw, Poland - June 21st

EDA Tech Forum provides technical resources for the Electronic Design community.

In order to continue innovating and succeeding, design engineers need a trusted resource for information and analysis that helps them make the correct technology decisions. The EDA Tech Forum provides this resource, bringing together EDA industry experts, the EE design community and solution providers to collectively address the hottest issues, trends and products that affect the EDA industry.

Learn more and register.

---