Model.com | Register | Latest Release | Contact Us | Feedback 
 Your Resource for Simulation Information April 27, 2006 


Welcome to the
Informant, a monthly newsletter that focuses on bringing you technical information on Simulation products from Mentor Graphics®. You can update your preferences at anytime at the Informant site. We welcome your feedback and hope you enjoy the material.
 

Spotlight
User Seminars and Conferences

Mentor Graphics International User Conference
May 2-5, 2006 | San Jose, CA

Through the shared experiences of scores of other customers, extensive hands-on workshops, and networking with peers and Mentor executives, attendees will gain practical knowledge and exposure to exclusive product information found only at this conference. User papers describing verification insights, tool leverage, and successful strategies and methodologies of meeting today's verification challenges will be highlighted.

Register now and see complete details

In conjunction with this conference, attend a free SystemVerilog for Verification Seminar, Tuesday May 2nd at the San Jose Marriott Hotel.

This is an in-depth session on the new verification features of SystemVerilog. It has a strong focus on methodology as the key to effective verification. It concentrates on the following new verification features in the language:

  • New SystemVerilog data types
  • Object oriented programming (OOP)
  • Constrained random generation
  • Intelligent automated self checking
  • Total coverage analysis
  • Coverage driven verification (CDV)

More Information and Register  (Conference registration not required to register for this seminar.)


Local ModelSim User Group Meetings

AVID Technologies and ModelSim invite you to attend our 2006 ModelSim Users Group meetings.

In these informative seminars, you will have the opportunity to learn more about:

  • New GUI Windows and ModelSim options including: Code Coverage, Dataflow and Chase X, Profiler, SWIFT I/F and Waveform Compare
  • Advanced verification techniques
  • ModelSim Designer – FPGA design creation and process management

Date and Locations:

May 23, 2006 – Chicago, IL
May 25, 2006 – Minneapolis, MN
May 31, 2006 – Dayton, OH

More information and to register

 

 
Release Information   Technical Resource Center
ModelSim Designer 6.1c ModelSim 6.1e ModelSim 6.1 ModelSim  Designer 6.1

Verification Newsletter

 


SystemVerilog Assertions Seminar - How To Leverage It Today

The SystemVerilog Language is an evolutionary step to aid in the design and verification of today's complex designs. SystemVerilog Assertions (SVA) has already been embraced by some of the leading technology firms around the world. This seminar is an introduction to what Assertions are, with examples of how to use them to improve your Verification environment today. Discover not only the benefits of Assertion Based Verification for increased error detection/isolation and debug productivity, but also how it can be used to create a Coverage Driven Verification methodology.

Seminar Date: May 10th, 2006
Time: 11:00 AM – 1:00 PM (lunch included)
Location: Tempe, AZ 85281

More information and Register to attend


Integrating Functional Formal Verification into a Traditional Flow Online seminar

Verification Expert, Harry Foster will present this seminar starting with a review of the inherent limitations of traditional verification flows-and how these limitations have contributed to the increasing number of functional failures in many of today's SoC designs. Building on this understanding, the seminar reviews how contemporary verification flows (such as assertion-based verification, constrained-random verification, coverage-driven verification, and functional formal verification) address many of the inherent limitations of traditional flows.

Seminar Date: May 10th, 2006

More information and Register


Design Creation to Realization from ModelSim Designer Seminars - France

This seminar will introduce, ModelSim Designer, a complete FPGA design environment. Our focus is on improving your productivity which means the complete process of creation, management, simulation, and implementation is controlled from a single user interface, facilitating the design flow and providing significant productivity gains. Single environment means a shorter learning curve so you can realize your vision faster.

5/16 - Nice, FR
5/18 - Aix, FR
6/14 - Toulouse, FR
6/15 - Montpellier, FR
6/20 - Meudon-La-Forêt, FR

More information and Registration


Electronic Design Forums in Poland, Hungary, Czech republic, Romania:

May 10th Bucharest, Romania
May 11th Budapest, Hungary
May 16th Prague, Czech Republic
May 17th Warsaw, Poland

The Electronic Design Forum is a series of unique events which focus on the various topics in the area of electronic design. Besides the main track, which is mainly focusing on PCB and FPGA Design, we offer two specialist tracks, one for Harness Design and one for Advanced Verification. Register today.

More information and Registration
 


Hardware/Software Integration Workshop

San Jose, CA – May 31

Want to integrate hardware and software before tape-out? Ever considered replacing your FPGA prototype with a virtual system prototype? Attend a free, one-day technical workshop to acquire hands-on experience with Seamless from Mentor Graphics. Seamless speeds the integration and verification of embedded systems by enabling you to test and debug the HW/SW interface months before a physical prototype is available.

What you will learn:

  • How to integrate hardware with software in your design environment
  • How to use your hardware design as a virtual prototype
  • How to apply optimization techniques to verify large amounts of software on your system
  • How to analyze and improve the performance of your embedded hardware and software

Submit your interest to attend.


EDA Tech Forum provides technical resources for the Electronic Design community

In order to continue innovating and succeeding, design engineers need a trusted resource for information and analysis that helps them make the correct technology decisions. The EDA Tech Forum provides this resource, bringing together EDA industry experts, the EE design community and solution providers to collectively address the hottest issues, trends and products that affect the EDA industry.

More Information


ModelSim Training

Training Opportunities
Looking for training outside of North America?
Search the world

SystemVerilog, Design & Verification by Cliff Cummings
June 13, Dallas

Advanced ModelSim
May 23,
Chicago
June 14, Minneapolis
 


If you do not wish to receive future ModelSim Informant newsletters, update your subscription.  Or reply to this email message with "Opt out EMAIL" in the subject. Mentor Graphics 8005 SW Boeckman Road Wilsonville, OR, 97070, USA 800-547-3000 or 503-685-8000 Our privacy policy is also available.